Introduction
Recently, much effort has been made to integrate high-voltage devices into advanced CMOS and BiCMOS technologies [1] - [4] . Lateral DMOS (LDMOS) transistors are the suitable devices to be integrated because of their compatibility with CMOS technology. Thus, the characterization, optimization, and hot-carrier reliability of LDMOS devices have been widely studied [5] - [8] . In this work, hot-carrier reliability in n-type LDMOS transistors with shallow trench isolation (STI) in drift region is investigated. Although on-resistance (R on = V ds /I d ) increases as the stress time increases, an unexpected reduction in R on is observed at the beginning of stress. Based on experimental data and TCAD simulation results, the mechanisms responsible for R on shift are discussed.
Experiments
The schematic cross section of the n-type LDMOS transistor used in this work is shown in Fig. 1 . This device is integrated into a 0.25μm CMOS process and features a STI in n-type drift region near the drain. The channel length is about 0.3μm and the width is 10μm. The operational voltages are V ds = 40 V and V gs = 12 V. To investigate hot-carrier reliability of the device, DC stressing under V ds = 40 V and various V gs is performed at room temperature with source and bulk connected to the ground. The stress tests are interrupted periodically to measure the degradation of device parameters. Two-dimensional TCAD simulation is also performed to explain the experimental results.
Results and Discussion
Two substrate current (I sub ) peaks are observed in I sub -V gs characteristics in our LDMOS devices. The first I sub peak occurs at V gs = 4V that is similar to the behavior in conventional MOSFETs. As V gs > 8V, I sub rises again because of Kirk effect [8] and the second I sub peak occurs at V gs = 12 V. When the devices are stressed under V ds = 40 V with various V gs (2.5, 4, 8, and 12 V), the device stressed under V gs = 12 V degrades the most. As a result, the following analysis is focused on the device stressed under V gs = 12 V. Fig. 2 shows linear-region I d (measured at V ds = 0.1 V) vs. V gs before and after stress for the device stressed under V ds = 40 V and V gs = 12 V for 3000 s. A slight increase in I d is found when the device is stressed for 1 s, while I d decreases when the device is stressed for 3000 s. Such a phenomenon can also been seen in Fig. 3 , where the shift in R on (measured under V ds = 0.1 V and V gs = 12 V) vs. stress time for the device in Fig. 2 is drawn. When the stress time is less than 10 s, R on is smaller than its fresh value (I d increases). As the stress time is longer than 10 s, R on is greater than its fresh value (I d decreases).
To investigate the mechanism of R on degradation, results of TCAD simulation are analyzed. Fig. 4 shows simulated impact ionization (ii) rate along Si/SiO 2 interface when the device is biased at V ds = 40 V and V gs = 12 V. It is clear that an ii peak exists at the bottom-left corner of STI. Another severe ii generation caused by Kirk effect occurs at the right-side of STI. Fig. 5 shows simulated vertical electric field (E y ) along the same cut-line as in Fig. 4 under the same bias condition. Positive E y indicates that the direction of E y is pointing downward and is favorable for electron injection. Negative E y is favorable for hole injection. From Figs. 4 and 5, the mechanisms of R on degradation are suggested as follows. At the bottom-left corner of STI, energetic electron-hole pairs are generated because of severe ii generation. Holes are injected into STI because of negative E y . Such a hot-hole injection may create hole trapping and interface trap (N it ). Trapping of holes in STI induces negative mirror charges at Si/SiO 2 interface in drift region, resulting in an effective increase in drift region concentration. As a result, I d increases and R on decreases [9] . This inference explains why R on is smaller than its fresh value at the beginning of stress. On the other hand, the severe ii generation at the right-side of STI results in hot-electron injection because of positive E y . Such an election injection may create electron trapping and N it , leading to R on increase. The damage created at the rightside of STI is expected to dominate R on degradation as the stress time is longer. This explains why R on is greater than its fresh value after 10 s as in Fig. 3 .
To verify the existence of hole trapping, Fig. 6 shows I d shift measured at different V gs vs. stress time for the device in Fig. 2 . When I d is measured at low V gs (V gs = 3.5 V), the current path under STI is deeper. This argument can be confirmed in Fig. 5 , where the simulated accumulated current as a function of the depth from Si/SiO 2 interface at the location of bottom-left corner of STI is shown. The current is accumulated from the bottom of N -region to Si/SiO 2 interface. It is clear that the accumulated current near Si/SiO 2 interface under V gs = 3.5 V rises less rapidly than that under V ds = 12 V, indicating that current path is away from Si/SiO 2 interface at low V gs . As current flows deeper, the effect of negative mirror charges on I d increase is less apparent. Thus, I d decreases monotonously during stress when I d is measure at V gs = 3.5 V as in Fig. 6 . The results in Fig. 6 reveal that hole trapping is responsible for the unexpected R on reduction in the early stage of stress.
Conclusions
N-type LDMOS transistors stressed under the V gs to produce the worst device degradation is discussed. R on decreases at the beginning of stress but R on increases afterwards. R on reduction is attributed to hot-hole injection and trapping at the bottom-left corner of STI. As the stress time increases, damage created by hot-electron injection at the right-side of STI leads to R on increase. 
